Menu
Home / ECE / Digital Electronics :: Discussion

Discussion :: Digital Electronics

  1. A 4 bit synchronous counter uses flip flops with a delay time of 15 ns each. The time required for change of state is

    2. A.
    15 ns
    B.
    30 ns
    C.
    45 ns
    D.
    60 ns

    View Answer

    Workspace

    View Answer

    Answer : Option A

    Explanation :

    In a synchronous counter clock input is applied to all flip flops simultaneously. Hence total delay time is 15 ns.

Write your comments here:

Be The First To Comment