Menu
Home / ECE / Digital Electronics :: Discussion

Discussion :: Digital Electronics

  1. In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will

    2. A.
    be 0
    B.
    be 1
    C.
    show no change
    D.
    toggle

    View Answer

    Workspace

    View Answer

    Answer : Option B

    Explanation :

    No answer description available for this question.

Write your comments here:

Be The First To Comment