figure shows three pulse train inputs to a 3-input OR gate. Assuming positive logic, the output pulse rate train in figure (b) would be
View Answer
Workspace
Share
Copy Text
Copy URL
Answer : Option C
Explanation :
No answer description available for this question.
Be The First To Comment