Menu
Home / ECE / Digital Electronics :: Discussion

Discussion :: Digital Electronics

  1. A pulse train can be delayed by a finite number of clock periods by using

    2. A.
    serial in-serial out shift register
    B.
    parallel in serial out shift register
    C.
    serial in-parallel out shift register
    D.
    parallel in parallel out shift register

    View Answer

    Workspace

    View Answer

    Answer : Option A

    Explanation :

    No answer description available for this question.

Write your comments here:

Be The First To Comment