Home / ECE / Microprocessors :: Section-13

ECE :: Microprocessors

  1. Which of the following is the 16bit registors in 8085 processor
  2. A.
    Stack Pointer
    B.
    Program Counter
    C.
    IR
    D.
    a and b

    View Answer

    Workspace

    Discuss Discuss in Forum


  3. Which of the following depends on the microprocessor speed
  4. A.
    Clock
    B.
    Data Bus Width
    C.
    Address Bus Width
    D.
    Size of Register

    View Answer

    Workspace

    Discuss Discuss in Forum


  5. In 8088, which of the following option differs from 8086
  6. A.
    Data width on the output
    B.
    Supports Co-processor
    C.
    Address capability
    D.
    Supports max/min mode

    View Answer

    Workspace

    Discuss Discuss in Forum


  7. In 8255, ______number of modes of I/O mode of operation we have, which of the following features comes under which mode
    (i) A 5 bit control port is available.
    (ii) 3 I/O lines are available at Port C
  8. A.
    3, Mode2
    B.
    2, Mode2
    C.
    4, Mode3
    D.
    3, Mode2

    View Answer

    Workspace

    Discuss Discuss in Forum


  9. In ADC 0808, which of the following pin enables high output
  10. A.
    EOC
    B.
    I/P0-I/P7
    C.
    SOC
    D.
    OE

    View Answer

    Workspace

    Discuss Discuss in Forum


  11. In 8279 status word, when data is read then which of the following pins are set to low, & in write to the display RAM then which of the following pins are set to low
  12. A.
    Ao, CS, RD & Ao, CS, WR
    B.
    Ao, CS, WR & Ao, CS, RD
    C.
    Ao, RD & CS, WR
    D.
    CS, RD & Ao, CS

    View Answer

    Workspace

    Discuss Discuss in Forum


  13. Normally 8279 provides a maximum of _____ seven segment display interface with CPU
  14. A.
    8
    B.
    16
    C.
    32
    D.
    18

    View Answer

    Workspace

    Discuss Discuss in Forum


  15. When 8086 microprocessor is interfaced to 8253 a programmable interval timer. Then the maximum number by which the clock frequency on one of the timers is divided by ____
  16. A.
    216
    B.
    28
    C.
    210
    D.
    220

    View Answer

    Workspace

    Discuss Discuss in Forum


  17. When 8086 is interfaced to two 8259s (Programmable interrupt controllers) & 8259's are in master slave configuration then the number of interrupts available to the 8086 microprocessor are ______
  18. A.
    8
    B.
    16
    C.
    15
    D.
    64

    View Answer

    Workspace

    Discuss Discuss in Forum


  19. In which of the following T-state does the CPU sends the address to memory or I/O & ALE signal for demultiplexing
  20. A.
    T1
    B.
    T2
    C.
    T3
    D.
    T4

    View Answer

    Workspace

    Discuss Discuss in Forum