Home / ECE / Network Analysis and Synthesis :: Section 8

ECE :: Network Analysis and Synthesis

  1. In figure, the switch is closed at t = 0 when current through inductor is 6 A, the rate of change of current through resistor is 6 A/s. The value of L is

  2. A.
    1 H
    B.
    2 H
    C.
    3 H
    D.
    4 H

    View Answer

    Workspace

    Discuss Discuss in Forum


  3. In figure, the switch is closed at t = 0. At t = 0+, di/dt = 4 A/s. Then V =

  4. A.
    10 V
    B.
    20 V
    C.
    40 V
    D.
    80 V

    View Answer

    Workspace

    Discuss Discuss in Forum


  5. The equivalent inductance seen at terminals A - B is

  6. A.
    14 H
    B.
    20 H
    C.
    10 H
    D.
    4 H

    View Answer

    Workspace

    Discuss Discuss in Forum


  7. For the lattice circuit shown in the figure Za = j2 Ω and Zb = 2 Ω. The values of the open circuit impedance parameters Z = are

  8. View Answer

    Workspace

    Discuss Discuss in Forum


  9. For the R-L circuit shown in the figure, the input voltage vi(t) = U(t). The current i(t) is

  10. View Answer

    Workspace

    Discuss Discuss in Forum


  11. If f(t) = - f(- t) and f(t) satisfies Dirichlet conditions, then f(t) can be expanded in Fourier series having

  12. A.
    sine terms only
    B.
    cosine terms only
    C.
    cosine and constant terms
    D.
    sine and constant term

    View Answer

    Workspace

    Discuss Discuss in Forum


  13. A parallel plate capacitor has plate area A and distance between the plates is d. It has two dielectrics each of thickness d and area 0.5 A. The dielectric constants are ∈1 and ∈2. The total capacitance is given by the equation

  14. View Answer

    Workspace

    Discuss Discuss in Forum


  15. Which of the following theorems can be conveniently used to find power consumed in 10 Ω resistor in figure?

  16. A.
    Thevenin theorem
    B.
    Maximum power transfer theorem
    C.
    Millman's theorem
    D.
    Superposition theorem

    View Answer

    Workspace

    Discuss Discuss in Forum


  17. In the circuit of figure is

  18. A.
    I1 will always lag I3
    B.
    I2 may be in phase or lag I3
    C.
    I3 will always lag I2
    D.
    I2 and I3 will be in phase

    View Answer

    Workspace

    Discuss Discuss in Forum


  19. The VTH at terminals A and B is equal to

  20. A.
    0 V
    B.
    5 V
    C.
    -5 V
    D.
    none

    View Answer

    Workspace

    Discuss Discuss in Forum