Network Analysis and Synthesis - ECE Questions and Answers

Home / ECE / Network Analysis and Synthesis :: Discussion

In a series RLC circuit p.f is lagging when f < resonance frequency.

True

False

Answer : Option B

Explanation :

When f < f_r, X_C > X_L and p.f is leading.

Be The First To Comment

Comments

Name