Home / ECE / Digital Electronics :: section-25

ECE :: Digital Electronics

  1. "What would happen, if smaller logic modules are utilized for performing logical functions associated with FPGA?
    A. Propagation delay will increase
    B. FPGA area will increase
    C. Wastage of logic modules will not be prevented
    D. Number of interconnected paths in device will decrease
    "

  2. A.

     A & B

    B.

     C & D

    C.

     A & D

    D.

     B & C

    View Answer

    Workspace

    Discuss Discuss in Forum


  3. A debouncing circuit is

  4. A.

     An astable MV

    B.

     A bistable MV

    C.

     A latch

    D.

     A monostable MV

    View Answer

    Workspace

    Discuss Discuss in Forum


  5. The inverter is ___________

  6. A.

     NOT gate

    B.

     OR gate

    C.

     AND gate

    D.

     None of the above

    View Answer

    Workspace

    Discuss Discuss in Forum


  7. Most of the digital computers do not have floating point hardware because

  8. A.

     Floating point hardware is costly

    B.

     It is slower than software

    C.

     It is not possible to perform floating point addition by hardware

    D.

     Of no specific reason

    View Answer

    Workspace

    Discuss Discuss in Forum


  9. What is/are the configurable functions of each and every IOBs connected around the FPGA device from the operational point of view?

  10. A.

     Input operation

    B.

     Tristate output operation

    C.

     Bi-directional I/O pin access

    D.

     All of the above

    View Answer

    Workspace

    Discuss Discuss in Forum


  11. The binary number 10101 is equivalent to decimal number ___________.

  12. A.

     19

    B.

     12

    C.

     27

    D.

     21

    View Answer

    Workspace

    Discuss Discuss in Forum


  13. Assuming 8 bits for data, 1 bit for parity, I start bit and 2 stop bits, the number of characters that 1200 BPS communication line can transmit is.

  14. A.

     10 CPS

    B.

     120 CPS

    C.

     12 CPS

    D.

     None of the above

    View Answer

    Workspace

    Discuss Discuss in Forum


  15. An AND gate will function as OR if

  16. A.

     All the inputs to the gates are “1”

    B.

     All the inputs are ‘0’

    C.

     Either of the inputs is “1”

    D.

     All the inputs and outputs are complemente'

    View Answer

    Workspace

    Discuss Discuss in Forum


  17. Which type of CPLD packaging can provide maximum number of pins on the package due to small size of the pins?

  18. A.

     PLCC

    B.

     QFP

    C.

     PGA

    D.

     BGA

    View Answer

    Workspace

    Discuss Discuss in Forum


  19. The NOR gate is OR gate followed by ___________.

  20. A.

     AND gate

    B.

     NAND gate

    C.

     NOT gate

    D.

     None of the above

    View Answer

    Workspace

    Discuss Discuss in Forum