Menu
Home / ECE / Digital Electronics :: Section 22

ECE :: Digital Electronics

Digital Electronics - Section 1
Digital Electronics - Section 2
Digital Electronics - Section 3
Digital Electronics - Section 4
Digital Electronics - Section 5
Digital Electronics - Section 6
Digital Electronics - Section 7
Digital Electronics - Section 8
Digital Electronics - Section 9
Digital Electronics - Section 10
Digital Electronics - Section 11
Digital Electronics - Section 12
Digital Electronics - Section 13
Digital Electronics - Section 14
Digital Electronics - Section 15
Digital Electronics - Section 16
Digital Electronics - Section 17
Digital Electronics - Section 18
Digital Electronics - Section 19
Digital Electronics - Section 20
Digital Electronics - Section 21
Digital Electronics - Section 22
Digital Electronics - Section 23
Digital Electronics - Section 24
Digital Electronics - section-25
Digital Electronics - Section-26

  1. A decade counter

    2. A.
    counts for ten days
    B.
    counts ten times faster than a binary counters
    C.
    counts to 9 and reset on the next pulse
    D.
    reverts on the pulse after the tenth

    View Answer

    Workspace

    Discuss Discuss in Forum

  2. The range of signed decimal number that can be represented by 6 bit in complement number is

    3. A.
    -31 to +31
    B.
    -63 to +64
    C.
    -64 to +63
    D.
    -32 to +31

    View Answer

    Workspace

    Discuss Discuss in Forum

  3. Schottky clamping is resorted to in TTL gates

    4. A.
    to reduce propagation delay
    B.
    to increase noise margin
    C.
    to increase packing density
    D.
    to increase fan out

    View Answer

    Workspace

    Discuss Discuss in Forum

  4. In 8085 microprocessor, which of the following interrupts has the highest priority?

    5. A.
    RST 5.5
    B.
    RST 7.5
    C.
    TRAP
    D.
    INTR

    View Answer

    Workspace

    Discuss Discuss in Forum

  5. The circuit shown in the figure is a

    6. A.
    positive logic OR circuit
    B.
    negative logic OR circuit
    C.
    positive logic AND circuit
    D.
    negative logic AND circuit

    View Answer

    Workspace

    Discuss Discuss in Forum

  6. Assertion (A): An SR latch has the problem of RAC condition

    Reason (R): While designing a digital circuit RAC condition should be avoided.

    7. A.
    Both A and R are correct and R is correct explanation of A
    B.
    Both A and R are correct but R is not correct explanation of A
    C.
    A is true, R is false
    D.
    A is false, R is true

    View Answer

    Workspace

    Discuss Discuss in Forum

  7. In a clocked NAND latch, race condition occur when

    8. A.
    R and S are high CLK is low
    B.
    R and CLK are high and S is low
    C.
    R, S, CLK are high
    D.
    R, S, CLK are low

    View Answer

    Workspace

    Discuss Discuss in Forum

  8. In Von-Neumann-or Princeton-type computers, the program

    9. A.
    can appear any where within the memory
    B.
    memory and data memory are clearly distinguished
    C.
    data and instructions are distinguished at the first stage
    D.
    none of the above

    View Answer

    Workspace

    Discuss Discuss in Forum

  9. In a digital system there are three inputs ABC. Output should be high when atleast two inputs are high. Then output =

    10. A.
    AB + BC + AC
    B.
    ABC + ABC + A BC + ABC
    C.
    AB + BC + AC
    D.
    AB + BC + AC

    View Answer

    Workspace

    Discuss Discuss in Forum

  10. Which of them radiates emission?

    11. A.
    LED only
    B.
    LCD only
    C.
    Both LED and LCD
    D.
    Neither LED nor LCD

    View Answer

    Workspace

    Discuss Discuss in Forum

Java Programming Questions and Answers Interview Questions and Answers