ECE :: Digital Electronics
-
Four MSI TTL 4-bit ripple counters are cascaded to form a 16-bit binary counter. Its propagation delay is about __________ nanoseconds.
-
The Boolean function A + BC is reduced form of
-
To convert JK flip flop to D flip flop
-
Read cycle is always followed by (during instructions execution)
-
If tp is the pulse width, Δt is the propagation delay, T is period of pulse train then the following condition can avoid the race around condition
-
Which of the following pairs of octal and binary numbers are not equal?
-
With a JK master-slave flip-flop the master is clocked when the clock is __________ , and the slave is triggered when the clock is __________ .
-
The communicating capacitor reduces turn on time because