ECE :: Digital Electronics
-
Typical switching time for ECL is
-
For a logic family
VOH is the minimum output high level voltage- VOL is the maximum output low level voltage
- VIH is the minimum acceptable input high level voltage
- VIL is the maximum acceptable input low level voltage
-
How many and what are the machine cycles needed for execution of MOV D, C?
-
The output data lines of microprocessor and memories are usually tristated because
-
In the NMOS inverter
-
A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively
A.
more than one device can transmit information over the data bus by enabling only one device at a time
|
B.
more than one device can transmit information over the data bus at the same time
|
C.
the data lines can be multiplexed for both I/P and O/P
|
D.
it increases the speed of data transfers over the data bus
|